Skip to content
GitLab
Menu
Projects
Groups
Snippets
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
clean-compiler-and-rts
compiler
Commits
c18a60be
Commit
c18a60be
authored
Mar 23, 2004
by
Ronny Wichers Schreur
🏘
Browse files
renamed variable
parent
86dfb313
Changes
1
Hide whitespace changes
Inline
Side-by-side
frontend/typereify.icl
View file @
c18a60be
...
...
@@ -428,16 +428,16 @@ instance reify TypeRhs where
=
cons
PD_CTSynType
instance
reify
(
Int
,
ConsDef
)
where
reify
(
d
s_index
,
{
cons_ident
,
cons_type
,
cons_exi_vars
})
reify
(
con
s_index
,
{
cons_ident
,
cons_type
,
cons_exi_vars
})
=
(
record
PD_CTConsDef
`
(
function
PD__CTToCons
`
consSymbol
cons_ident
d
s_index
)
`
(
function
PD__CTToCons
`
consSymbol
cons_ident
con
s_index
)
`
cons_type
.
st_args
`
length
cons_exi_vars
)
o
numberTypeVariables
cons_exi_vars
where
consSymbol
cons_ident
d
s_index
state
=:{
bs_main
}
consSymbol
cons_ident
con
s_index
state
=:{
bs_main
}
#
cons_symb
=
{
symb_ident
=
cons_ident
,
symb_kind
=
SK_Constructor
{
glob_module
=
bs_main
,
glob_object
=
d
s_index
}
,
symb_kind
=
SK_Constructor
{
glob_module
=
bs_main
,
glob_object
=
con
s_index
}
}
=
reify
cons_symb
state
...
...
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment